OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [mmu/] [dmmu.c] - Rev 1350

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7123d 03h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7136d 07h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7327d 21h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7499d 16h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8024d 12h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
886 MMU registers reserved fields protected from writing. simons 8068d 04h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8068d 10h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
638 TLBTR CI bit is now working properly. simons 8226d 23h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8239d 22h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
572 Some new bugs fixed. simons 8244d 23h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8251d 07h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8252d 06h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
456 Page size bug fixed. simons 8276d 02h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
438 ITLB -> DTLB lapsus fixed. simons 8278d 06h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
430 dpfault and ipfault exceptions implemented markom 8279d 05h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
429 cache configuration added markom 8279d 06h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
425 immu and dmmu configurations added markom 8279d 08h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 09h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8404d 06h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8486d 16h /or1k/tags/stable_0_2_0/or1ksim/mmu/dmmu.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.