OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [sim.cfg] - Rev 1076

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1076 channels integration rprescott 7927d 16h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
1021 *** empty log message *** rherveille 7985d 18h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
897 improved CUC GUI; pre/unroll bugs fixed markom 8029d 21h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
883 cuc updated, cuc prompt parsing; CSM analysis markom 8037d 22h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
879 Initial version of OpenRISC Custom Unit Compiler added markom 8042d 21h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
876 Beta release of ATA simulation rherveille 8044d 15h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
730 tick section is now obsolete; update your .cfg files! markom 8162d 02h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
725 Added some more configuration parameters. ivang 8162d 22h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
724 Configuration of ethernet model socket interface and IRQ added. ivang 8162d 22h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
702 Initial coding of ethernet simulator model finished. ivang 8170d 04h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
689 profiling disabled in sample configuration markom 8177d 06h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
675 register output added to sw executed log markom 8182d 01h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
672 advanced exe_log functionality added markom 8182d 04h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
664 very simple PS/2 keyboard model with associated test added markom 8185d 02h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
648 fb now works in system memory markom 8191d 05h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
645 simple frame buffer peripheral with test added markom 8192d 04h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
632 profiler and mprofiler merged into sim. ivang 8197d 16h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
629 typo fixed markom 8199d 04h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
626 store buffer added markom 8199d 04h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg
624 Added logging of writes/read to/from SPR registers. ivang 8199d 21h /or1k/tags/stable_0_2_0/or1ksim/sim.cfg

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.