OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 274

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
274 *** empty log message *** simons 8288d 02h /or1k/tags/stable_0_2_0
273 This are temporary files. simons 8288d 02h /or1k/tags/stable_0_2_0
272 Moved to separate folder. simons 8288d 04h /or1k/tags/stable_0_2_0
271 Added missing endif lampret 8288d 06h /or1k/tags/stable_0_2_0
270 some speedups, when debug module is disabled markom 8288d 13h /or1k/tags/stable_0_2_0
269 added labels; corrected false if clause, preventing to fill iqueue markom 8288d 13h /or1k/tags/stable_0_2_0
268 First import. lampret 8289d 01h /or1k/tags/stable_0_2_0
267 First import. lampret 8289d 02h /or1k/tags/stable_0_2_0
266 First import. lampret 8289d 02h /or1k/tags/stable_0_2_0
265 Modified virtual silicon instantiations. lampret 8291d 02h /or1k/tags/stable_0_2_0
264 updated cpu config section; added sim config section markom 8291d 07h /or1k/tags/stable_0_2_0
263 configure for cpu; modified command line options markom 8291d 08h /or1k/tags/stable_0_2_0
262 small bug in build_automata fixed; configure for memory markom 8291d 08h /or1k/tags/stable_0_2_0
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8291d 11h /or1k/tags/stable_0_2_0
260 Replaced some 8-bit memory access with 32-bit erez 8293d 01h /or1k/tags/stable_0_2_0
259 Removed tick/Makefile, which is generated anyway erez 8293d 03h /or1k/tags/stable_0_2_0
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8293d 04h /or1k/tags/stable_0_2_0
257 Added initial Ethernet simulation (only TX as yet) erez 8293d 04h /or1k/tags/stable_0_2_0
256 fixed masked_increase() in dma.c erez 8293d 04h /or1k/tags/stable_0_2_0
255 mtspr() now correctly sets value to register erez 8293d 07h /or1k/tags/stable_0_2_0

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.