OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [peripheral/] [16450.c] - Rev 1476

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7015d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1461 Add an optional `enabled' paramter to every peripheral nogj 7042d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1396 Remove useless use of floats nogj 7042d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1394 Fix VAPI in the uart nogj 7042d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1392 Make uart use the new trace functions nogj 7042d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7042d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1367 Cleanup uart peripheral useing the new callback mechanism nogj 7082d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1366 Pass a caller given pointer to the vapi_read callback nogj 7082d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7082d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7082d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7092d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7296d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7464d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1165 timeout bug fixed; contribution by Carlos markom 7703d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7760d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.		 sfurman 7761d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7764d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1116 There was a bug in the simulator's UART implementation that caused the
UART's LSR register to become corrupted. This was due to an
assumption that 'char' is an unsigned type, but that is not true on
all platforms.

When the char type is signed and a character is read in the range
0x80-0xff, the high bit is sign-extended into the upper bits of an
entry in the receive FIFO. When the character reaches the head of the
FIFO, the upper bits of the FIFO entry are OR'ed into the LSR, causing
the LSR to be set to 0xFF.

A simple cast fixes the problem.		 sfurman 7804d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
1073 channels support rprescott 7930d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7993d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/16450.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.