OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [peripheral/] [mc.c] - Rev 1519

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1519 Add a usefull trace to the mc nogj 6986d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1490 Make the mc peripheral use the new debugging functions nogj 7024d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7029d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1461 Add an optional `enabled' paramter to every peripheral nogj 7077d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1373 Cleanup the memory controller useing the new callbacks nogj 7117d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7117d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7117d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7127d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7331d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8028d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
970 Testbench is now running on ORP architecture platform. simons 8035d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
804 memory regions can now overlap with MC -- not according to MC spec markom 8164d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
742 Added status info dump. ivang 8189d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
545 Fixed mc_read_word() bug! ivang 8255d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
543 Memory controller fixed. simons 8255d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
539 Missing parts added. simons 8255d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8310d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8322d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c
239 added enviroment configuration script parser markom 8330d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/mc.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.