OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [sim.cfg] - Rev 897

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
897 improved CUC GUI; pre/unroll bugs fixed markom 8014d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
883 cuc updated, cuc prompt parsing; CSM analysis markom 8022d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
879 Initial version of OpenRISC Custom Unit Compiler added markom 8027d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
876 Beta release of ATA simulation rherveille 8029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
730 tick section is now obsolete; update your .cfg files! markom 8146d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
725 Added some more configuration parameters. ivang 8147d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
724 Configuration of ethernet model socket interface and IRQ added. ivang 8147d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
702 Initial coding of ethernet simulator model finished. ivang 8154d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
689 profiling disabled in sample configuration markom 8161d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
675 register output added to sw executed log markom 8166d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
672 advanced exe_log functionality added markom 8166d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
664 very simple PS/2 keyboard model with associated test added markom 8169d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
648 fb now works in system memory markom 8175d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
645 simple frame buffer peripheral with test added markom 8176d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
632 profiler and mprofiler merged into sim. ivang 8182d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
629 typo fixed markom 8183d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
626 store buffer added markom 8183d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
624 Added logging of writes/read to/from SPR registers. ivang 8184d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8193d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
568 include command added to cfg script markom 8198d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.