OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] [Makefile.am] - Rev 604

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8228d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
576 some risc test added markom 8234d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
574 fixed some tests to work markom 8234d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8241d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
516 except test files renamed markom 8245d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
493 --enable-opt switch added to testbench configure markom 8259d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8260d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
478 Started adding acv_gpio testbench erez 8261d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
460 excpt test removed except test added. simons 8263d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
452 Added mc tests. ivang 8266d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
451 each test should define its own LDFLAGS markom 8266d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8269d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
410 MMU test added. simons 8274d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8274d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
385 check testbench now modified to work with new report output markom 8283d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
381 number display is more strict with 0x prefix with hex numbers markom 8283d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
380 all tests pass check markom 8283d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8296d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
342 added exception vectors to support and modified section names markom 8297d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am
310 make check working for all tests except cache markom 8301d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/Makefile.am

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.