OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] [default.cfg] - Rev 1486

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7029d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
1424 Update the config files for the tests to the new format nogj 7076d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
972 Interrupt suorces fixed. simons 8035d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
970 Testbench is now running on ORP architecture platform. simons 8035d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
730 tick section is now obsolete; update your .cfg files! markom 8197d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
678 some minor improvements markom 8217d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
677 executed log output looks nicer (and more correct :)) markom 8217d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
645 simple frame buffer peripheral with test added markom 8227d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
551 fsim runs 4 times faster than sim markom 8254d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8254d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8255d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8256d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8283d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8288d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
395 removed obsolete dependency and history from cpu section markom 8296d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
380 all tests pass check markom 8297d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
332 removed fixed irq numbering from pic.h; tick timer section added markom 8312d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg
311 added missing files markom 8315d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/default.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.