OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] [except_mc.S] - Rev 600

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8243d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/except_mc.S
475 l.jalr r9 is not used any more. simons 8275d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/except_mc.S
453 Also performs mc initialization. ivang 8280d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/except_mc.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.