OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1] - Rev 1519

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1519 Add a usefull trace to the mc nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1518 Print a '\n' at the end of the trace nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1517 Use uint8_t instead of char nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1516 Make non-writeable memory writeable by the debug core nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1515 Use the new debug channel code instead of a compile time macro nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1514 Fix compileation with --enable-execution=simple nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1513 Remove the flag global nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1511 Fix typo nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1510 Create a seporate debug channel to dump exceptions to nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1509 Remove 08 prefix from PRIdREG nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1507 Use readline by default if it is availible nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6952d 16h /or1k/tags/stable_0_2_0_rc1
1505 Make output clearer nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1
1504 Use proper types nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1
1503 Move loopback handling out of uart_clock16 nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1
1502 Move interrupt handling out of uart_clock16 nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1
1501 Move RX logic out of uart_clock16 nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1
1500 Move vapi command handling out of uart_clock16 nogj 6967d 14h /or1k/tags/stable_0_2_0_rc1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.