OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1] - Rev 876

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8076d 11h /or1k/tags/stable_0_2_0_rc1
875 libgcc is moved here to avoid the mess with the folders. simons 8076d 23h /or1k/tags/stable_0_2_0_rc1
874 Command for displaying trace buffer added. simons 8084d 17h /or1k/tags/stable_0_2_0_rc1
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8095d 23h /or1k/tags/stable_0_2_0_rc1
872 Touch screen test added. simons 8099d 23h /or1k/tags/stable_0_2_0_rc1
871 Generic flip-flop based memory macro for register file. lampret 8100d 17h /or1k/tags/stable_0_2_0_rc1
870 Added defines for enabling generic FF based memory macro for register file. lampret 8100d 17h /or1k/tags/stable_0_2_0_rc1
869 Added generic flip-flop based memory macro instantiation. lampret 8100d 17h /or1k/tags/stable_0_2_0_rc1
868 help added for mprofiler and profiler commands markom 8104d 03h /or1k/tags/stable_0_2_0_rc1
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8106d 03h /or1k/tags/stable_0_2_0_rc1
866 after make headers markom 8109d 23h /or1k/tags/stable_0_2_0_rc1
865 true flase bug fixed markom 8111d 17h /or1k/tags/stable_0_2_0_rc1
864 Change the order of biulding tools. simons 8112d 16h /or1k/tags/stable_0_2_0_rc1
863 Some additional changes for RAM version. simons 8113d 15h /or1k/tags/stable_0_2_0_rc1
862 Support for compressed kernel image added. simons 8113d 15h /or1k/tags/stable_0_2_0_rc1
860 Added delayr and delayw variable initialization (default value 1) ivang 8116d 11h /or1k/tags/stable_0_2_0_rc1
859 camera support added to fb markom 8118d 02h /or1k/tags/stable_0_2_0_rc1
858 CRT/keyboard support works markom 8125d 01h /or1k/tags/stable_0_2_0_rc1
857 README added markom 8125d 03h /or1k/tags/stable_0_2_0_rc1
856 I/D MMU and I/D caches takes some cycles by default markom 8125d 23h /or1k/tags/stable_0_2_0_rc1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.