OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 277

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
277 *** empty log message *** simons 8315d 08h /or1k/tags/stable_0_2_0_rc2
276 Moved to different folder. simons 8315d 08h /or1k/tags/stable_0_2_0_rc2
275 This are temporary files. simons 8315d 08h /or1k/tags/stable_0_2_0_rc2
274 *** empty log message *** simons 8315d 08h /or1k/tags/stable_0_2_0_rc2
273 This are temporary files. simons 8315d 08h /or1k/tags/stable_0_2_0_rc2
272 Moved to separate folder. simons 8315d 09h /or1k/tags/stable_0_2_0_rc2
271 Added missing endif lampret 8315d 12h /or1k/tags/stable_0_2_0_rc2
270 some speedups, when debug module is disabled markom 8315d 19h /or1k/tags/stable_0_2_0_rc2
269 added labels; corrected false if clause, preventing to fill iqueue markom 8315d 19h /or1k/tags/stable_0_2_0_rc2
268 First import. lampret 8316d 07h /or1k/tags/stable_0_2_0_rc2
267 First import. lampret 8316d 07h /or1k/tags/stable_0_2_0_rc2
266 First import. lampret 8316d 07h /or1k/tags/stable_0_2_0_rc2
265 Modified virtual silicon instantiations. lampret 8318d 08h /or1k/tags/stable_0_2_0_rc2
264 updated cpu config section; added sim config section markom 8318d 12h /or1k/tags/stable_0_2_0_rc2
263 configure for cpu; modified command line options markom 8318d 13h /or1k/tags/stable_0_2_0_rc2
262 small bug in build_automata fixed; configure for memory markom 8318d 14h /or1k/tags/stable_0_2_0_rc2
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8318d 16h /or1k/tags/stable_0_2_0_rc2
260 Replaced some 8-bit memory access with 32-bit erez 8320d 06h /or1k/tags/stable_0_2_0_rc2
259 Removed tick/Makefile, which is generated anyway erez 8320d 09h /or1k/tags/stable_0_2_0_rc2
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8320d 09h /or1k/tags/stable_0_2_0_rc2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.