OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [README] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5587d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6788d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
1066 readme updated markom 7920d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
879 Initial version of OpenRISC Custom Unit Compiler added markom 8028d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
72 Added 'how to build GNU tools' lampret 8653d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
54 Regular maintenance. lampret 8711d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
21 More modifications related to or16. cmchen 8820d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
18 or16 added, or1k renamed to or32. lampret 8821d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
12 Added information to the section about how to configure and compile
the package.
jrydberg 8881d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8882d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
4 no message lampret 8932d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9008d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/README
2 First import. cvs 9008d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/README

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.