OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache/] [icache_model.c] - Rev 428

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
428 cache configuration added markom 8252d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8292d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8377d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
110 bug fix. markom 8456d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8460d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
76 regular update lampret 8660d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
26 Clean up. lampret 8837d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c
5 Data and instruction cache simulation added. lampret 8901d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/icache_model.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.