OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache] - Rev 102

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8460d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
84 Update. lampret 8507d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
79 Data and instruction cache simulation added. lampret 8536d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
76 regular update lampret 8660d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
54 Regular maintenance. lampret 8730d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
26 Clean up. lampret 8837d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
18 or16 added, or1k renamed to or32. lampret 8840d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
13 Rebuild of the generated files. jrydberg 8900d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8900d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache
5 Data and instruction cache simulation added. lampret 8901d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.