OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral/] [dma.c] - Rev 1491

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1491 Make the dma peripheral use the new debugging functions nogj 6990d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6990d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6995d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1467 * Remove useless checks.
* Don't halt the sim when not really necessary.		 nogj 7043d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1465 Fix printing of uninitialised value nogj 7043d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1461 Add an optional `enabled' paramter to every peripheral nogj 7043d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1400 Useing set_mem32 and eval_mem32 is incorrect. Use set_direct32 and eval_direct32 instead nogj 7043d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7043d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1370 Cleanup dma peripheral useing the new callbacks nogj 7083d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7083d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7083d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7093d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7297d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7994d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
970 Testbench is now running on ORP architecture platform. simons 8001d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8220d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
503 Fixed tabs in dma.c erez 8227d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8239d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8249d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/dma.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.