OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5606d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6807d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1606 fix uninitialized reads phoenix 6808d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1598 Handle ethernet addresses as an address and not as an int nogj 6827d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1586 Charles Qi
Fix memory handling on big endian machines
nogj 6838d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1576 configure updates phoenix 6865d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6888d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1564 Fix internal clock handling nogj 6888d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1563 Fix sending too many interrupts in the uart nogj 6888d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1557 Fix most warnings issued by gcc4 nogj 6889d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6889d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1549 Spelling fixes nogj 6950d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1519 Add a usefull trace to the mc nogj 6956d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1518 Print a '\n' at the end of the trace nogj 6956d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1517 Use uint8_t instead of char nogj 6956d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1505 Make output clearer nogj 6971d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1504 Use proper types nogj 6971d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1503 Move loopback handling out of uart_clock16 nogj 6971d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1502 Move interrupt handling out of uart_clock16 nogj 6971d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral
1501 Move RX logic out of uart_clock16 nogj 6971d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.