OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [toplevel.c] - Rev 127

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 Added GDB debugging protocol. chris 8427d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8433d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8458d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
92 Tick timer. lampret 8504d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
86 Added dh command. lampret 8505d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
78 (i/d)tlb_status lampret 8658d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
69 Sim debug. lampret 8677d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
54 Regular maintenance. lampret 8728d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
46 Added srand(). lampret 8789d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 8805d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
28 Adding COFF loader. lampret 8820d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
21 More modifications related to or16. cmchen 8838d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
18 or16 added, or1k renamed to or32. lampret 8838d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.		 jrydberg 8861d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8899d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8900d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9026d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
2 First import. cvs 9026d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.