OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim] - Rev 1165

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1165 timeout bug fixed; contribution by Carlos markom 7698d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7755d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7756d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim
1151 *** empty log message *** phoenix 7756d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim
1150 remove unneded include phoenix 7756d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim
1148 *** empty log message *** phoenix 7756d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim
1147 remove unneeded include phoenix 7756d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim
1146 cygwin fix phoenix 7756d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7756d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7759d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.
sfurman 7766d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.
sfurman 7769d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.
sfurman 7772d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim
1122 Get rid of C++ style declarations (which can appear in the middle of a block) in C program. Some older compilers complain. sfurman 7799d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim
1121 Ignore generated files sfurman 7799d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim
1120 Fix my dumb automake bustage sfurman 7799d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim
1119 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.
sfurman 7799d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim
1118 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.
sfurman 7800d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim
1117 Ignore generated files for CVS purposes sfurman 7800d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim
1116 There was a bug in the simulator's UART implementation that caused the
UART's LSR register to become corrupted. This was due to an
assumption that 'char' is an unsigned type, but that is not true on
all platforms.

When the char type is signed and a character is read in the range
0x80-0xff, the high bit is sign-extended into the upper bits of an
entry in the receive FIFO. When the character reaches the head of the
FIFO, the upper bits of the FIFO entry are OR'ed into the LSR, causing
the LSR to be set to 0xFF.

A simple cast fixes the problem.
sfurman 7800d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.