OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 460

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
460 excpt test removed except test added. simons 8245d 18h /or1k/tags/stable_0_2_0_rc2
459 This is replaced by except test. simons 8245d 18h /or1k/tags/stable_0_2_0_rc2
458 Align, bus error and range exception fixed. simons 8245d 19h /or1k/tags/stable_0_2_0_rc2
457 Page size set to 8192. simons 8248d 22h /or1k/tags/stable_0_2_0_rc2
456 Page size bug fixed. simons 8248d 22h /or1k/tags/stable_0_2_0_rc2
455 For mc tests ivang 8249d 03h /or1k/tags/stable_0_2_0_rc2
454 MC Tests. ivang 8249d 03h /or1k/tags/stable_0_2_0_rc2
453 Also performs mc initialization. ivang 8249d 03h /or1k/tags/stable_0_2_0_rc2
452 Added mc tests. ivang 8249d 03h /or1k/tags/stable_0_2_0_rc2
451 each test should define its own LDFLAGS markom 8249d 05h /or1k/tags/stable_0_2_0_rc2
450 Exceptions are allways enabled. simons 8249d 07h /or1k/tags/stable_0_2_0_rc2
449 MMU test configuration. simons 8250d 07h /or1k/tags/stable_0_2_0_rc2
448 Permission test added. simons 8250d 08h /or1k/tags/stable_0_2_0_rc2
447 ITLBMR register bit fields set in order. simons 8250d 09h /or1k/tags/stable_0_2_0_rc2
446 ITLBMR register bit fields set in order. simons 8250d 09h /or1k/tags/stable_0_2_0_rc2
445 Reading GPIO input reg now also returns values on output bits erez 8250d 10h /or1k/tags/stable_0_2_0_rc2
444 Added GPIO simulation erez 8250d 19h /or1k/tags/stable_0_2_0_rc2
443 Text and data sections are put in ram. simons 8250d 22h /or1k/tags/stable_0_2_0_rc2
442 VAPI can now accept requests for different device ids on the same stream erez 8251d 02h /or1k/tags/stable_0_2_0_rc2
441 Two instructions removed from reset wrapper to save space. simons 8251d 02h /or1k/tags/stable_0_2_0_rc2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.