OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 627

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
627 or32 restored markom 8201d 05h /or1k/tags/stable_0_2_0_rc2
626 store buffer added markom 8201d 05h /or1k/tags/stable_0_2_0_rc2
625 Bus error bug fixed. Cache routines added. simons 8201d 21h /or1k/tags/stable_0_2_0_rc2
624 Added logging of writes/read to/from SPR registers. ivang 8201d 22h /or1k/tags/stable_0_2_0_rc2
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8202d 00h /or1k/tags/stable_0_2_0_rc2
622 Cache test works on hardware. simons 8202d 03h /or1k/tags/stable_0_2_0_rc2
621 Cache test works on hardware. simons 8202d 04h /or1k/tags/stable_0_2_0_rc2
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8202d 04h /or1k/tags/stable_0_2_0_rc2
619 all test pass, after newest changes markom 8202d 04h /or1k/tags/stable_0_2_0_rc2
618 Fixed display of new 'void' nop insns. lampret 8202d 13h /or1k/tags/stable_0_2_0_rc2
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8202d 13h /or1k/tags/stable_0_2_0_rc2
616 flags test added markom 8204d 23h /or1k/tags/stable_0_2_0_rc2
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8204d 23h /or1k/tags/stable_0_2_0_rc2
614 Changed to support new debug if. simons 8205d 06h /or1k/tags/stable_0_2_0_rc2
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8206d 03h /or1k/tags/stable_0_2_0_rc2
612 Tick timer period extended to meet real timing. simons 8206d 05h /or1k/tags/stable_0_2_0_rc2
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8207d 06h /or1k/tags/stable_0_2_0_rc2
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8207d 06h /or1k/tags/stable_0_2_0_rc2
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8207d 06h /or1k/tags/stable_0_2_0_rc2
608 Range exception removed from test. simons 8208d 02h /or1k/tags/stable_0_2_0_rc2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.