OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 712

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
712 eval_operand and set_operand functions are being generated markom 8172d 20h /or1k/tags/stable_0_2_0_rc2
711 Ram size exteneded to 4Mb. simons 8173d 00h /or1k/tags/stable_0_2_0_rc2
710 _print removed. simons 8173d 00h /or1k/tags/stable_0_2_0_rc2
709 eval_operands is now being generated markom 8173d 02h /or1k/tags/stable_0_2_0_rc2
708 Sash can be now built with or32-uclibc tool chain. simons 8173d 13h /or1k/tags/stable_0_2_0_rc2
707 _start label is now the entry point. simons 8173d 13h /or1k/tags/stable_0_2_0_rc2
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8173d 19h /or1k/tags/stable_0_2_0_rc2
705 Updated changed registers. ivang 8174d 20h /or1k/tags/stable_0_2_0_rc2
704 exe_logs now print also l.nop 3 printfs markom 8174d 21h /or1k/tags/stable_0_2_0_rc2
703 small optimizations to dissasemble markom 8174d 23h /or1k/tags/stable_0_2_0_rc2
702 Initial coding of ethernet simulator model finished. ivang 8175d 00h /or1k/tags/stable_0_2_0_rc2
701 Memory allocation for sections changed. simons 8176d 01h /or1k/tags/stable_0_2_0_rc2
700 vfork reapaired again. simons 8176d 10h /or1k/tags/stable_0_2_0_rc2
699 Simprintf bug fixed again. simons 8179d 12h /or1k/tags/stable_0_2_0_rc2
698 Simprintf bug fixed again. simons 8179d 13h /or1k/tags/stable_0_2_0_rc2
697 Simprintf bug fixed again. simons 8179d 13h /or1k/tags/stable_0_2_0_rc2
696 Development version of ethernet.c ivang 8181d 20h /or1k/tags/stable_0_2_0_rc2
695 Modifications and additions for finished ethernet core. ivang 8181d 20h /or1k/tags/stable_0_2_0_rc2
694 immediate stats added markom 8182d 00h /or1k/tags/stable_0_2_0_rc2
693 exception info is outputted only in verbose mode markom 8182d 01h /or1k/tags/stable_0_2_0_rc2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.