OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [gen_or1k_isa/] [sources/] [opcode/] [or32.c] - Rev 1597

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1597 Fix parsing the destination register nogj 6856d 20h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1590 Added l.fl1 lampret 6859d 18h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1557 Fix most warnings issued by gcc4 nogj 6919d 04h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1554 fixed l.maci encoding phoenix 6936d 14h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7049d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7076d 20h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7076d 21h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7092d 00h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7126d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1346 Remove the global op structure nogj 7139d 22h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7139d 23h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7139d 23h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1338 l.ff1 instruction added andreje 7155d 21h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1309 removed includes phoenix 7328d 16h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7331d 13h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7353d 14h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7402d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7402d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1169 Added support for l.addc instruction. csanchez 7715d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c
1114 Added cvs log keywords lampret 7870d 09h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.