OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [bpb/] [branch_predict.c] - Rev 997

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
997 PRINTF should be used instead of printf; command redirection repaired markom 8013d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8240d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
306 corrected lots of bugs markom 8301d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
264 updated cpu config section; added sim config section markom 8307d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8475d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
28 Adding COFF loader. lampret 8836d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
26 Clean up. lampret 8852d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8916d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9042d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c
2 First import. cvs 9042d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/bpb/branch_predict.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.