OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 1615

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1615 *** empty log message *** phoenix 6776d 19h /or1k/tags/stable_0_2_0_rc3
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6786d 19h /or1k/tags/stable_0_2_0_rc3
1613 change default phoenix 6792d 05h /or1k/tags/stable_0_2_0_rc3
1612 major optimizations for or32 target phoenix 6792d 05h /or1k/tags/stable_0_2_0_rc3
1610 Update ChangeLog nogj 6795d 06h /or1k/tags/stable_0_2_0_rc3
1609 0.2.0-rc2 release nogj 6795d 07h /or1k/tags/stable_0_2_0_rc3
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6796d 01h /or1k/tags/stable_0_2_0_rc3
1607 Don't drop cycles from the scheduler nogj 6796d 01h /or1k/tags/stable_0_2_0_rc3
1606 fix uninitialized reads phoenix 6796d 06h /or1k/tags/stable_0_2_0_rc3
1605 Execute l.ff1 instruction nogj 6803d 01h /or1k/tags/stable_0_2_0_rc3
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6803d 01h /or1k/tags/stable_0_2_0_rc3
1603 Accept EM_OPENRISC as a valid machine nogj 6804d 06h /or1k/tags/stable_0_2_0_rc3
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6805d 04h /or1k/tags/stable_0_2_0_rc3
1601 fixed description of l.sfXXXi lampret 6805d 04h /or1k/tags/stable_0_2_0_rc3
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6813d 05h /or1k/tags/stable_0_2_0_rc3
1599 Corrected Syn Script to add MMU memories jcastillo 6813d 12h /or1k/tags/stable_0_2_0_rc3
1598 Handle ethernet addresses as an address and not as an int nogj 6815d 03h /or1k/tags/stable_0_2_0_rc3
1597 Fix parsing the destination register nogj 6815d 03h /or1k/tags/stable_0_2_0_rc3
1596 Fix handling of eof in the sim cli nogj 6815d 03h /or1k/tags/stable_0_2_0_rc3
1595 Add default immu/dmmu page size nogj 6815d 04h /or1k/tags/stable_0_2_0_rc3

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.