OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 328

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8310d 07h /or1k/tags/stable_0_2_0_rc3
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8310d 07h /or1k/tags/stable_0_2_0_rc3
326 More realistic default cache type. lampret 8310d 07h /or1k/tags/stable_0_2_0_rc3
325 minor ethernet testbench modifications erez 8311d 10h /or1k/tags/stable_0_2_0_rc3
324 added initial ethernet RX simulation (very simple for now) erez 8311d 10h /or1k/tags/stable_0_2_0_rc3
323 small fix erez 8311d 10h /or1k/tags/stable_0_2_0_rc3
322 IC test repaired.C simons 8311d 14h /or1k/tags/stable_0_2_0_rc3
321 added missing gdbcomm files markom 8311d 16h /or1k/tags/stable_0_2_0_rc3
320 added prototypes for xxx_vapi_id() erez 8311d 22h /or1k/tags/stable_0_2_0_rc3
319 Added some tests (nothing to do with mp3 demo) lampret 8312d 04h /or1k/tags/stable_0_2_0_rc3
318 Modified monitor tu support exceptions. lampret 8312d 04h /or1k/tags/stable_0_2_0_rc3
316 Fixed exceptions. lampret 8312d 05h /or1k/tags/stable_0_2_0_rc3
315 Simulator settings. simons 8312d 16h /or1k/tags/stable_0_2_0_rc3
314 Exception enabled simons 8312d 16h /or1k/tags/stable_0_2_0_rc3
313 added vapi_id to cfg markom 8312d 22h /or1k/tags/stable_0_2_0_rc3
312 a lot of help in sim.cfg markom 8312d 22h /or1k/tags/stable_0_2_0_rc3
311 added missing files markom 8313d 00h /or1k/tags/stable_0_2_0_rc3
310 make check working for all tests except cache markom 8313d 00h /or1k/tags/stable_0_2_0_rc3
309 more tests run; added cfg capabilities for tests markom 8313d 17h /or1k/tags/stable_0_2_0_rc3
308 testbench now has make check markom 8313d 19h /or1k/tags/stable_0_2_0_rc3

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.