OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 86

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Added dh command. lampret 8506d 21h /or1k/tags/stable_0_2_0_rc3
85 Added dumphex. lampret 8506d 21h /or1k/tags/stable_0_2_0_rc3
84 Update. lampret 8506d 21h /or1k/tags/stable_0_2_0_rc3
83 Updates. lampret 8506d 21h /or1k/tags/stable_0_2_0_rc3
82 Changed pctemp to pcnext. lampret 8506d 21h /or1k/tags/stable_0_2_0_rc3
80 First import. lampret 8534d 15h /or1k/tags/stable_0_2_0_rc3
79 Data and instruction cache simulation added. lampret 8536d 12h /or1k/tags/stable_0_2_0_rc3
78 (i/d)tlb_status lampret 8660d 02h /or1k/tags/stable_0_2_0_rc3
77 Regular update. lampret 8660d 02h /or1k/tags/stable_0_2_0_rc3
76 regular update lampret 8660d 03h /or1k/tags/stable_0_2_0_rc3
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8660d 03h /or1k/tags/stable_0_2_0_rc3
74 Same as DMMU. lampret 8667d 02h /or1k/tags/stable_0_2_0_rc3
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8667d 02h /or1k/tags/stable_0_2_0_rc3
72 Added 'how to build GNU tools' lampret 8672d 03h /or1k/tags/stable_0_2_0_rc3
71 Clean two typos. lampret 8677d 04h /or1k/tags/stable_0_2_0_rc3
70 Basic setjmp/longjmp are ready. lampret 8677d 04h /or1k/tags/stable_0_2_0_rc3
69 Sim debug. lampret 8679d 02h /or1k/tags/stable_0_2_0_rc3
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8679d 02h /or1k/tags/stable_0_2_0_rc3
67 Added simulator "application load". lampret 8679d 02h /or1k/tags/stable_0_2_0_rc3
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8679d 02h /or1k/tags/stable_0_2_0_rc3

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.