URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [cache/] [dcache_model.c] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5596d 18h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
861	This commit was manufactured by cvs2svn to create tag 'tn_m001'.		8079d 18h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
638	TLBTR CI bit is now working properly.	simons	8190d 20h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
631	Real cache access is simulated now.	simons	8193d 19h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
541	lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES!	markom	8215d 04h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
428	cache configuration added	markom	8243d 02h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
261	modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc	markom	8282d 07h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
167	- SPR values corrected - testbenches now work - lot of optimizations, use --disable-debugmod for optimal performance - some tick timer bugs fixed	markom	8368d 02h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8450d 12h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
54	Regular maintenance.	lampret	8720d 09h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
26	Clean up.	lampret	8827d 13h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c
5	Data and instruction cache simulation added.	lampret	8891d 19h	/or1k/tags/tn_m001/or1ksim/cache/dcache_model.c