URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] [mmu.c] - Rev 1778

Rev	Log message	Author	Age	Path
1765		root	5589d 17h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
861	This commit was manufactured by cvs2svn to create tag 'tn_m001'.		8072d 18h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
639	MMU cache inhibit bit test added.	simons	8183d 19h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
600	No more low/high priority interrupts (PICPR removed). Added tick timer exception.	simons	8196d 17h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
509	unused var warning corrected	markom	8213d 02h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
480	RTL_SIM define added for shorter simulation runtime.	simons	8228d 01h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
466	EEAR is used for determing ITLB miss and IPF page address.	simons	8228d 18h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
457	Page size set to 8192.	simons	8232d 21h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
448	Permission test added.	simons	8234d 07h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
417	ITLB test tested on simulator.	simons	8238d 16h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
415	DTLB test tested on simulator.	simons	8239d 17h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
413	some section changes	markom	8240d 02h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
412	* empty log message *	simons	8240d 03h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c
410	MMU test added.	simons	8241d 00h	/or1k/tags/tn_m001/or1ksim/testbench/mmu.c