OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [gdb/] [config/] [or1k/] [tm-or1k.h] - Rev 1774

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5583d 08h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
1152 *** empty log message *** phoenix 7742d 14h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
1149 *** empty log message *** phoenix 7743d 03h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7746d 00h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
593 ctrl-c handling fixed markom 8191d 18h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
403 Prompt changed because ddd requires (gdb). simons 8236d 21h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8244d 20h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
364 info spr bug fixed markom 8249d 16h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
363 program can be stepped and continued before running it, supporting low level debugging markom 8249d 16h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8249d 22h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8304d 22h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
146 Mofications to work with or1ksim JTAG based simulation chris 8398d 18h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8402d 21h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
126 Added JTAG proxy protocol definitions chris 8405d 19h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
122 or1k target init call fixed.
long long type converted to LONGEST.
markom 8413d 00h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
119 Synchronized with or1k arch changes. markom 8422d 17h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
118 Added heavy duty commands hwatch and htrace, to enable full HW debugging
support.
Repaired jtag_set_chain.
markom 8422d 18h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
116 small bug fixed markom 8428d 17h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
115 sync to current or1k arch. markom 8429d 18h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
113 Modified:
interface for or1k target - should be final
reset, stall, initialization functions
HW assisted watchpoints as far gdb supports them.
info matchpoints command added
draft hwatch command
markom 8430d 17h /or1k/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.