OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gen_or1k_isa] - Rev 1748

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5879d 14h /or1k/trunk/gen_or1k_isa
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6876d 12h /or1k/trunk/gen_or1k_isa
1656 Pass the instruction operands as part of the op_queue structure. nogj 6876d 12h /or1k/trunk/gen_or1k_isa
1605 Execute l.ff1 instruction nogj 6938d 13h /or1k/trunk/gen_or1k_isa
1601 fixed description of l.sfXXXi lampret 6940d 16h /or1k/trunk/gen_or1k_isa
1597 Fix parsing the destination register nogj 6950d 15h /or1k/trunk/gen_or1k_isa
1591 Added l.fl1, fixed desc of l.ff1 lampret 6953d 12h /or1k/trunk/gen_or1k_isa
1590 Added l.fl1 lampret 6953d 12h /or1k/trunk/gen_or1k_isa
1557 Fix most warnings issued by gcc4 nogj 7012d 23h /or1k/trunk/gen_or1k_isa
1554 fixed l.maci encoding phoenix 7030d 09h /or1k/trunk/gen_or1k_isa
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7143d 12h /or1k/trunk/gen_or1k_isa
1452 Implement a dynamic recompiler to speed up the execution nogj 7170d 15h /or1k/trunk/gen_or1k_isa
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7170d 15h /or1k/trunk/gen_or1k_isa
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7185d 19h /or1k/trunk/gen_or1k_isa
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7185d 19h /or1k/trunk/gen_or1k_isa
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7220d 14h /or1k/trunk/gen_or1k_isa
1346 Remove the global op structure nogj 7233d 17h /or1k/trunk/gen_or1k_isa
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7233d 18h /or1k/trunk/gen_or1k_isa
1341 Mark wich operand is the destination operand in the architechture definition nogj 7233d 18h /or1k/trunk/gen_or1k_isa
1338 l.ff1 instruction added andreje 7249d 16h /or1k/trunk/gen_or1k_isa

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.