OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [bench/] [verilog/] [or1200_monitor.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5684d 07h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
636 Fixed combinational loops. lampret 8278d 10h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
618 Fixed display of new 'void' nop insns. lampret 8283d 04h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8291d 16h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
591 Added support for reading XILINX_RAM32X1D register file. lampret 8292d 22h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
563 Added debug model for testing du. Updated or1200_monitor. lampret 8297d 00h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8307d 21h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
368 Typos. lampret 8348d 21h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
318 Modified monitor tu support exceptions. lampret 8362d 02h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v
266 First import. lampret 8367d 11h /or1k/trunk/mp3/bench/verilog/or1200_monitor.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.