URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_mult_mac.v] - Rev 1774

Rev	Log message	Author	Age	Path
1765		root	5701d 07h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v
1736	See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts.	lampret	6768d 04h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v
1293	Non-functional changes. Coding style fixes.	lampret	7437d 11h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v
1159	No functional changes. Added defines to disable implementation of multiplier/MAC	lampret	7849d 05h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v
1035	Added optional l.div/l.divu insns. By default they are disabled.	lampret	8077d 00h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8324d 21h	/or1k/trunk/or1200/rtl/verilog/or1200_mult_mac.v