OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [bpb] - Rev 997

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
997 PRINTF should be used instead of printf; command redirection repaired markom 7999d 02h /or1k/trunk/or1ksim/bpb
970 Testbench is now running on ORP architecture platform. simons 8006d 13h /or1k/trunk/or1ksim/bpb
876 Beta release of ATA simulation rherveille 8050d 12h /or1k/trunk/or1ksim/bpb
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8225d 21h /or1k/trunk/or1ksim/bpb
517 some performance optimizations markom 8229d 21h /or1k/trunk/or1ksim/bpb
500 Added .cvsignore files for annoying generated files erez 8232d 00h /or1k/trunk/or1ksim/bpb
306 corrected lots of bugs markom 8287d 01h /or1k/trunk/or1ksim/bpb
264 updated cpu config section; added sim config section markom 8292d 20h /or1k/trunk/or1ksim/bpb
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8302d 00h /or1k/trunk/or1ksim/bpb
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8461d 06h /or1k/trunk/or1ksim/bpb
54 Regular maintenance. lampret 8731d 03h /or1k/trunk/or1ksim/bpb
28 Adding COFF loader. lampret 8822d 10h /or1k/trunk/or1ksim/bpb
26 Clean up. lampret 8838d 07h /or1k/trunk/or1ksim/bpb
18 or16 added, or1k renamed to or32. lampret 8841d 02h /or1k/trunk/or1ksim/bpb
13 Rebuild of the generated files. jrydberg 8901d 19h /or1k/trunk/or1ksim/bpb
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8901d 19h /or1k/trunk/or1ksim/bpb
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8902d 13h /or1k/trunk/or1ksim/bpb
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9028d 06h /or1k/trunk/or1ksim/bpb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.