OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32] - Rev 142

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
142	Modifications for a functional gdb environment	chris	8419d 10h	/or1k/trunk/or1ksim/cpu/or32
138	- on the fly insn decoding - removed asm input file support - removed string from execution - speedup of loading	markom	8422d 13h	/or1k/trunk/or1ksim/cpu/or32
133	moved header files to match other utilities repaired l.sra and some other shifting instructions started build_automata for binary instruction decode	markom	8425d 11h	/or1k/trunk/or1ksim/cpu/or32
129	Added code to inject insn from Debug Unit DIR	chris	8426d 10h	/or1k/trunk/or1ksim/cpu/or32
123	Bugs fixed: - l.rfe temporarly disables exceptions - l.sys does PC -= 4 - breakpoints now supported at peripheria locations - uart0.rt/.tx nonexistent file segment fault Other modifications: - replaced string names to instruction indexes - execute.c executes specified (in ISA table) function - modified ISA table - flag needed for gdb - added or32.c, which supports or32.h - added new instructions l.mac, l.msb, l.maci, l.macrc and their executing functions (opcodes to be revisited) - added header acconfig.h - modified configuration files	markom	8432d 08h	/or1k/trunk/or1ksim/cpu/or32
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8457d 17h	/or1k/trunk/or1ksim/cpu/or32
98	Return value register is now r9.	lampret	8472d 17h	/or1k/trunk/or1ksim/cpu/or32
83	Updates.	lampret	8504d 09h	/or1k/trunk/or1ksim/cpu/or32
77	Regular update.	lampret	8657d 14h	/or1k/trunk/or1ksim/cpu/or32
68	Added hook for l.sys 204. Changed SPR of flag (no more CCR)	lampret	8676d 14h	/or1k/trunk/or1ksim/cpu/or32
54	Regular maintenance.	lampret	8727d 14h	/or1k/trunk/or1ksim/cpu/or32
20	or1k renamed to or32.	lampret	8837d 13h	/or1k/trunk/or1ksim/cpu/or32
13	Rebuild of the generated files.	jrydberg	8898d 06h	/or1k/trunk/or1ksim/cpu/or32
7	Major update of the enviorment. Now uses autoconf and automake. The simulator uses readline aswell to get input from the user. A number of new files added, some modified. The libc directory is now called support.	jrydberg	8898d 06h	/or1k/trunk/or1ksim/cpu/or32
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	8899d 00h	/or1k/trunk/or1ksim/cpu/or32
3	This commit was generated by cvs2svn to compensate for changes in r2, which included commits to RCS files with non-trunk default branches.	cvs	9024d 18h	/or1k/trunk/or1ksim/cpu/or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.