OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim] - Rev 1049

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1049 Added "breaks" command that prints all set breakpoints. ivang 7973d 22h /or1k/trunk/or1ksim
1048 breakpoint can be set on labels markom 7975d 01h /or1k/trunk/or1ksim
1047 options missing bug fixed markom 7976d 23h /or1k/trunk/or1ksim
1046 cmov pushing through markom 7976d 23h /or1k/trunk/or1ksim
1045 fixed type 2 joining FLAG_REG bug markom 7977d 05h /or1k/trunk/or1ksim
1044 uncond branch simplification bug fixed markom 7977d 06h /or1k/trunk/or1ksim
1043 cuc delay slot loading bug fixed markom 7977d 06h /or1k/trunk/or1ksim
1042 added a-b-c, a-c bb simplification markom 7978d 00h /or1k/trunk/or1ksim
1041 profiling miscalculation and add-sfxx joining bugs fixed markom 7978d 01h /or1k/trunk/or1ksim
1034 Fixed encoding for l.div/l.divu. lampret 7979d 13h /or1k/trunk/or1ksim
1027 PRINTF/printf mess fixed. simons 7982d 06h /or1k/trunk/or1ksim
1025 PRINTF/printf mess fixed. simons 7982d 19h /or1k/trunk/or1ksim
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7983d 04h /or1k/trunk/or1ksim
1021 *** empty log message *** rherveille 7987d 19h /or1k/trunk/or1ksim
1019 fixed some bugs detected by Bender hardware rherveille 7987d 20h /or1k/trunk/or1ksim
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 02h /or1k/trunk/or1ksim
1015 Host type was not recognized. simons 7989d 05h /or1k/trunk/or1ksim
1003 cuc temporary files are deleted upon exiting markom 7995d 02h /or1k/trunk/or1ksim
1001 fixed load/store state machine verilog generation errors markom 7995d 02h /or1k/trunk/or1ksim
998 added missing fout initialization markom 7995d 06h /or1k/trunk/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.