OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim] - Rev 1642

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1642 Release 0.2.0-rc3 nogj 6793d 02h /or1k/trunk/or1ksim
1641 Update ChangeLog nogj 6793d 02h /or1k/trunk/or1ksim
1640 Upgrade cvs2cl.pl to version 2.59 nogj 6793d 03h /or1k/trunk/or1ksim
1637 *** empty log message *** rezso 6796d 10h /or1k/trunk/or1ksim
1619 Fixed types in function declaration jcastillo 6816d 12h /or1k/trunk/or1ksim
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6826d 19h /or1k/trunk/or1ksim
1610 Update ChangeLog nogj 6835d 06h /or1k/trunk/or1ksim
1609 0.2.0-rc2 release nogj 6835d 07h /or1k/trunk/or1ksim
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6836d 01h /or1k/trunk/or1ksim
1607 Don't drop cycles from the scheduler nogj 6836d 01h /or1k/trunk/or1ksim
1606 fix uninitialized reads phoenix 6836d 06h /or1k/trunk/or1ksim
1605 Execute l.ff1 instruction nogj 6843d 01h /or1k/trunk/or1ksim
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6843d 01h /or1k/trunk/or1ksim
1598 Handle ethernet addresses as an address and not as an int nogj 6855d 03h /or1k/trunk/or1ksim
1597 Fix parsing the destination register nogj 6855d 03h /or1k/trunk/or1ksim
1596 Fix handling of eof in the sim cli nogj 6855d 03h /or1k/trunk/or1ksim
1595 Add default immu/dmmu page size nogj 6855d 04h /or1k/trunk/or1ksim
1594 Fix the case of is_power2(0) nogj 6855d 04h /or1k/trunk/or1ksim
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6855d 04h /or1k/trunk/or1ksim
1590 Added l.fl1 lampret 6858d 01h /or1k/trunk/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.