OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] - Rev 1268

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1268 Merged branch_qmem into main tree. lampret 7523d 09h /or1k/trunk/orp/orp_soc
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7729d 06h /or1k/trunk/orp/orp_soc
1195 made the project file a little bit more universal dries 7729d 09h /or1k/trunk/orp/orp_soc
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7729d 09h /or1k/trunk/orp/orp_soc
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7729d 10h /or1k/trunk/orp/orp_soc
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7729d 11h /or1k/trunk/orp/orp_soc
1176 Added comments. damonb 7792d 14h /or1k/trunk/orp/orp_soc
1158 Added simple uart test case. lampret 7871d 19h /or1k/trunk/orp/orp_soc
1157 Added syscall test case. lampret 7871d 20h /or1k/trunk/orp/orp_soc
1156 Tick timer test case added. lampret 7872d 16h /or1k/trunk/orp/orp_soc
1141 WB = 1/2 RISC clock test code enabled. lampret 7886d 21h /or1k/trunk/orp/orp_soc
1138 Added some information how to run simulations. lampret 7887d 16h /or1k/trunk/orp/orp_soc
1137 Added RFRAM generic and Altera lpm library. lampret 7887d 16h /or1k/trunk/orp/orp_soc
1136 Add altera lpm library. lampret 7887d 16h /or1k/trunk/orp/orp_soc
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7887d 16h /or1k/trunk/orp/orp_soc
1134 Changed location of debug test code to 0. lampret 7887d 16h /or1k/trunk/orp/orp_soc
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7887d 16h /or1k/trunk/orp/orp_soc
1125 This test case passes. lampret 7908d 22h /or1k/trunk/orp/orp_soc
1105 Added WB b3 signals lampret 8007d 09h /or1k/trunk/orp/orp_soc
1096 An example of SW and RTL regression log because many people asked for. lampret 8018d 18h /or1k/trunk/orp/orp_soc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.