OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk] - Rev 19

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Added or16, or1k renamed to or32. lampret 8855d 00h /or1k/trunk
18 or16 added, or1k renamed to or32. lampret 8855d 00h /or1k/trunk
17 Re-generated. jrydberg 8877d 21h /or1k/trunk
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.		 jrydberg 8877d 21h /or1k/trunk
15 Initial revision. jrydberg 8914d 11h /or1k/trunk
14 First import. lampret 8914d 14h /or1k/trunk
13 Rebuild of the generated files. jrydberg 8915d 16h /or1k/trunk
12 Added information to the section about how to configure and compile
the package.		 jrydberg 8915d 16h /or1k/trunk
11 Rebuild from configure.in. jrydberg 8915d 16h /or1k/trunk
10 Support for both architectures. Specify architecture with the
--target option.		 jrydberg 8915d 16h /or1k/trunk
9 Added support for OpenRISC 100 and DLX. jrydberg 8915d 16h /or1k/trunk
8 Initial revision. jrydberg 8915d 16h /or1k/trunk
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8915d 17h /or1k/trunk
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8916d 11h /or1k/trunk
5 Data and instruction cache simulation added. lampret 8916d 11h /or1k/trunk
4 no message lampret 8966d 15h /or1k/trunk
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9042d 04h /or1k/trunk
1 Standard project directories initialized by cvs2svn. 9042d 04h /or1k/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.