OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc] - Rev 1630

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1630 *** empty log message *** jcastillo 6781d 22h /or1k_old/trunk/rc203soc
1629 First Import of uClinux for RC20x board jcastillo 6781d 22h /or1k_old/trunk/rc203soc
1628 First Import of uClinux for RC20x board jcastillo 6781d 22h /or1k_old/trunk/rc203soc
1627 First Import of RC20x uClinux jcastillo 6781d 22h /or1k_old/trunk/rc203soc
1626 First Import of uClinux for RC20x board jcastillo 6781d 22h /or1k_old/trunk/rc203soc
1625 First Import of uClinux for RC20x board jcastillo 6781d 23h /or1k_old/trunk/rc203soc
1624 First Import of uClinux for RC20x board jcastillo 6781d 23h /or1k_old/trunk/rc203soc
1623 First Import of uClinux for RC20x board jcastillo 6781d 23h /or1k_old/trunk/rc203soc
1622 First Import of uClinux for RC20x board jcastillo 6781d 23h /or1k_old/trunk/rc203soc
1621 First Impot jcastillo 6782d 00h /or1k_old/trunk/rc203soc
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6786d 20h /or1k_old/trunk/rc203soc
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6823d 18h /or1k_old/trunk/rc203soc
1599 Corrected Syn Script to add MMU memories jcastillo 6824d 01h /or1k_old/trunk/rc203soc
1587 Supports two RAM banks by Jacob Bower jcastillo 6835d 15h /or1k_old/trunk/rc203soc
1581 Added support for rc200 board by Jacob Bower jcastillo 6845d 02h /or1k_old/trunk/rc203soc
1575 no message jcastillo 6877d 08h /or1k_old/trunk/rc203soc
1494 Added support for ethernet chip jcastillo 6989d 20h /or1k_old/trunk/rc203soc
1329 Synplify synthesis script first import jcastillo 7152d 22h /or1k_old/trunk/rc203soc
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7153d 15h /or1k_old/trunk/rc203soc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.