URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] [rtl] - Rev 154

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
154	New directory structure.	root	5605d 02h	/pci/tags/asyst_3/rtl
134	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7512d 23h	/pci/tags/asyst_3/rtl
132	Compact PCI Hot Swap support added. New testcases added. Specification updated. Test application changed to support WB B3 cycles.	mihad	7512d 23h	/pci/tags/asyst_3/rtl
131	Moved top.v to bench directory. Removed unneeded meta_flop, modified files list files accordingly.	mihad	7516d 22h	/pci/tags/asyst_3/rtl
130	The wbs B3 to B2 translation logic had wrong reset wire connected!	mihad	7521d 22h	/pci/tags/asyst_3/rtl
128	Some warning cleanup.	simons	7523d 01h	/pci/tags/asyst_3/rtl
126	ifdef - endif statements put in separate lines for flint compatibility.	simons	7530d 18h	/pci/tags/asyst_3/rtl
124	Added missing signals to 2 sensitivity lists. Everything works the same as before.	tadejm	7569d 01h	/pci/tags/asyst_3/rtl
122	mbist signals updated according to newest convention	markom	7576d 01h	/pci/tags/asyst_3/rtl
117	WB Master is now WISHBONE B3 compatible.	tadejm	7632d 14h	/pci/tags/asyst_3/rtl
116	Corrected bug when writing to FIFO (now it is registered).	tadejm	7632d 14h	/pci/tags/asyst_3/rtl
115	Added signals for WB Master B3.	tadejm	7632d 14h	/pci/tags/asyst_3/rtl
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7639d 16h	/pci/tags/asyst_3/rtl
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7639d 21h	/pci/tags/asyst_3/rtl
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7641d 20h	/pci/tags/asyst_3/rtl
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7645d 18h	/pci/tags/asyst_3/rtl
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7650d 16h	/pci/tags/asyst_3/rtl
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7656d 02h	/pci/tags/asyst_3/rtl
94	Changed one critical PCI bus signal logic.	mihad	7703d 00h	/pci/tags/asyst_3/rtl
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7780d 21h	/pci/tags/asyst_3/rtl

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] [rtl] - Rev 154

Filtering Options