OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [rtl] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5636d 20h /pci/tags/rel_11/rtl
127 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7562d 12h /pci/tags/rel_11/rtl
126 ifdef - endif statements put in separate lines for flint compatibility. simons 7562d 12h /pci/tags/rel_11/rtl
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7600d 19h /pci/tags/rel_11/rtl
122 mbist signals updated according to newest convention markom 7607d 19h /pci/tags/rel_11/rtl
117 WB Master is now WISHBONE B3 compatible. tadejm 7664d 07h /pci/tags/rel_11/rtl
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7664d 07h /pci/tags/rel_11/rtl
115 Added signals for WB Master B3. tadejm 7664d 08h /pci/tags/rel_11/rtl
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7671d 10h /pci/tags/rel_11/rtl
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7671d 15h /pci/tags/rel_11/rtl
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.
mihad 7673d 14h /pci/tags/rel_11/rtl
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7677d 12h /pci/tags/rel_11/rtl
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7682d 10h /pci/tags/rel_11/rtl
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7687d 20h /pci/tags/rel_11/rtl
94 Changed one critical PCI bus signal logic. mihad 7734d 18h /pci/tags/rel_11/rtl
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7812d 15h /pci/tags/rel_11/rtl
86 Entered the option to disable no response counter in wb master. mihad 7824d 13h /pci/tags/rel_11/rtl
83 Cleaned up the code. No functional changes. mihad 7853d 10h /pci/tags/rel_11/rtl
81 Updated synchronization in top level fifo modules. mihad 7867d 06h /pci/tags/rel_11/rtl
79 Updated. mihad 7870d 11h /pci/tags/rel_11/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.