URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl] - Rev 88

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7766d 19h	/pci/tags/rel_8/rtl
86	Entered the option to disable no response counter in wb master.	mihad	7778d 16h	/pci/tags/rel_8/rtl
83	Cleaned up the code. No functional changes.	mihad	7807d 13h	/pci/tags/rel_8/rtl
81	Updated synchronization in top level fifo modules.	mihad	7821d 10h	/pci/tags/rel_8/rtl
79	Updated.	mihad	7824d 15h	/pci/tags/rel_8/rtl
78	Old files with wrong names removed.	mihad	7824d 15h	/pci/tags/rel_8/rtl
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7824d 15h	/pci/tags/rel_8/rtl
73	Bug fixes, testcases added.	mihad	7830d 16h	/pci/tags/rel_8/rtl
72	* empty log message *	mihad	7877d 19h	/pci/tags/rel_8/rtl
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7885d 11h	/pci/tags/rel_8/rtl
69	Changed BIST signal names etc..	mihad	7922d 19h	/pci/tags/rel_8/rtl
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7926d 04h	/pci/tags/rel_8/rtl
67	Changed BIST signals for RAMs.	tadejm	7926d 09h	/pci/tags/rel_8/rtl
66	Changed empty status generation in pciw_fifo_control.v	mihad	7929d 19h	/pci/tags/rel_8/rtl
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7932d 18h	/pci/tags/rel_8/rtl
63	Added additional testcase and changed rst name in BIST to trst	mihad	7932d 22h	/pci/tags/rel_8/rtl
62	Added BIST signals for RAMs.	mihad	7935d 14h	/pci/tags/rel_8/rtl
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7943d 14h	/pci/tags/rel_8/rtl
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7943d 16h	/pci/tags/rel_8/rtl
58	Removed all logic from asynchronous reset network	mihad	7948d 16h	/pci/tags/rel_8/rtl

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl] - Rev 88

Filtering Options