URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] [pit/] [trunk] - Rev 24

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
24	Added System Verilog Wishbone interface to module and testbench.	rehayes	4774d 06h	/pit/trunk
23	Simple language upgrade, will make bigger changes to add more system verilog features later.	rehayes	4859d 17h	/pit/trunk
22	Correct revision, compiles with VCS.	rehayes	4859d 17h	/pit/trunk
21	Simple language upgrade	rehayes	4860d 09h	/pit/trunk
20	minor update for timing constraint sugestions.	rehayes	5395d 11h	/pit/trunk
19	Minor change to add parameter to pit instance	rehayes	5395d 12h	/pit/trunk
18	Traded 16 data registers for 3 address registers when wait states are enabled.	rehayes	5395d 14h	/pit/trunk
17	Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle.	rehayes	5409d 11h	/pit/trunk
16	Added master error counter variable, added simulation timout limit	rehayes	5520d 13h	/pit/trunk
15	Fix blocking assigment	rehayes	5548d 14h	/pit/trunk
14	Cosmetic update, changed no-blocking assigment to blocking assigment	rehayes	5617d 12h	/pit/trunk
13	Update to rev 0.3, added SINGLE_CYCLE parameter	rehayes	5647d 16h	/pit/trunk
12	Fixed for single cycle reads	rehayes	5648d 11h	/pit/trunk
11	Changed read task to capture data at rising edge of clock	rehayes	5648d 11h	/pit/trunk
10	Added SINGLE_CYCLE parameter for WISHBONE bus cycles	rehayes	5649d 14h	/pit/trunk
9	fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice.	rehayes	5655d 07h	/pit/trunk
8	Fix ack signal in testbench	rehayes	5655d 08h	/pit/trunk
7	Reflection of minor corrections	rehayes	5659d 13h	/pit/trunk
6	Reflection of minor corrections	rehayes	5659d 13h	/pit/trunk
5		rehayes	5697d 09h	/pit/trunk

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pit

[/] [pit/] [trunk] - Rev 24

Filtering Options