URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] [pit/] [trunk] - Rev 22

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
22	Correct revision, compiles with VCS.	rehayes	4729d 08h	/pit/trunk
21	Simple language upgrade	rehayes	4730d 00h	/pit/trunk
20	minor update for timing constraint sugestions.	rehayes	5265d 02h	/pit/trunk
19	Minor change to add parameter to pit instance	rehayes	5265d 02h	/pit/trunk
18	Traded 16 data registers for 3 address registers when wait states are enabled.	rehayes	5265d 05h	/pit/trunk
17	Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle.	rehayes	5279d 02h	/pit/trunk
16	Added master error counter variable, added simulation timout limit	rehayes	5390d 04h	/pit/trunk
15	Fix blocking assigment	rehayes	5418d 05h	/pit/trunk
14	Cosmetic update, changed no-blocking assigment to blocking assigment	rehayes	5487d 03h	/pit/trunk
13	Update to rev 0.3, added SINGLE_CYCLE parameter	rehayes	5517d 06h	/pit/trunk
12	Fixed for single cycle reads	rehayes	5518d 02h	/pit/trunk
11	Changed read task to capture data at rising edge of clock	rehayes	5518d 02h	/pit/trunk
10	Added SINGLE_CYCLE parameter for WISHBONE bus cycles	rehayes	5519d 05h	/pit/trunk
9	fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice.	rehayes	5524d 22h	/pit/trunk
8	Fix ack signal in testbench	rehayes	5524d 23h	/pit/trunk
7	Reflection of minor corrections	rehayes	5529d 04h	/pit/trunk
6	Reflection of minor corrections	rehayes	5529d 04h	/pit/trunk
5		rehayes	5567d 00h	/pit/trunk
4	Initial Release March 14, 2009 - Bob Hayes	rehayes	5567d 01h	/pit/trunk
3	Initial Release March 14, 2009 - Bob Hayes	rehayes	5567d 01h	/pit/trunk

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pit

[/] [pit/] [trunk] - Rev 22

Filtering Options