OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V3_0/] [vhdl] - Rev 117

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7542d 18h /plasma/tags/V3_0/vhdl
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7542d 18h /plasma/tags/V3_0/vhdl
115 Matthias Grunewald's changes for Xilinx FPGA dual-port RAM. rhoads 7542d 18h /plasma/tags/V3_0/vhdl
114 Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II. rhoads 7542d 18h /plasma/tags/V3_0/vhdl
113 Matthias Grunewald's bug fixes:
Branch and compare instructions didn't interpret immediate as signed.
rhoads 7542d 19h /plasma/tags/V3_0/vhdl
112 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7542d 19h /plasma/tags/V3_0/vhdl
108 changed interrupt vector from 0x30 to 0x3c rhoads 7816d 15h /plasma/tags/V3_0/vhdl
107 merged rising_edge(clk) statements rhoads 7816d 15h /plasma/tags/V3_0/vhdl
106 better test mem_pause rhoads 7819d 17h /plasma/tags/V3_0/vhdl
105 better test mem_pause rhoads 7819d 17h /plasma/tags/V3_0/vhdl
103 shorten similation times rhoads 7820d 16h /plasma/tags/V3_0/vhdl
102 permit testing mem_pause rhoads 7820d 16h /plasma/tags/V3_0/vhdl
101 Correctly freeze the pipeline when mem_pause = '1' rhoads 7820d 16h /plasma/tags/V3_0/vhdl
99 correct upper 32-bits for mult(-1,-1) rhoads 7962d 16h /plasma/tags/V3_0/vhdl
98 Fix size of GENERIC ram. rhoads 7967d 14h /plasma/tags/V3_0/vhdl
97 added documentation rhoads 8031d 20h /plasma/tags/V3_0/vhdl
96 Simplify take_branch rhoads 8065d 22h /plasma/tags/V3_0/vhdl
95 register mem_write and mem_byte_sel for speed calculations rhoads 8065d 22h /plasma/tags/V3_0/vhdl
93 make run now runs for 500 us rhoads 8067d 16h /plasma/tags/V3_0/vhdl
92 Updated rhoads 8067d 16h /plasma/tags/V3_0/vhdl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.