URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [reg_bank.vhd] - Rev 397

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
397	Added RAM32X1D option	rhoads	5221d 12h	/plasma/trunk/vhdl/reg_bank.vhd
376	Add write_enable to sensitivity list for Altera	rhoads	5527d 01h	/plasma/trunk/vhdl/reg_bank.vhd
365	Added UNISIM comment	rhoads	5785d 16h	/plasma/trunk/vhdl/reg_bank.vhd
352		linus	5886d 08h	/plasma/trunk/vhdl/reg_bank.vhd
350		root	5915d 03h	/plasma/trunk/vhdl/reg_bank.vhd
344	Fixed compiler warning	rhoads	5986d 19h	/plasma/trunk/vhdl/reg_bank.vhd
333	Updated Altera lpm_ram_dp usage for Cyclone FPGAs	rhoads	6043d 17h	/plasma/trunk/vhdl/reg_bank.vhd
261	Removed commented out lines	rhoads	6366d 01h	/plasma/trunk/vhdl/reg_bank.vhd
139	Major changes -- updated to Plasma Version 3	rhoads	7015d 15h	/plasma/trunk/vhdl/reg_bank.vhd
132	Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly.	rhoads	7495d 14h	/plasma/trunk/vhdl/reg_bank.vhd
128	Reset all registers, constants now upper case.	rhoads	7633d 01h	/plasma/trunk/vhdl/reg_bank.vhd
123	Uncomment out the Altera portion. Xilinx users may need to re-comment out this section.	rhoads	7718d 15h	/plasma/trunk/vhdl/reg_bank.vhd
115	Matthias Grunewald's changes for Xilinx FPGA dual-port RAM.	rhoads	7832d 15h	/plasma/trunk/vhdl/reg_bank.vhd
108	changed interrupt vector from 0x30 to 0x3c	rhoads	8106d 12h	/plasma/trunk/vhdl/reg_bank.vhd
88	Cleanup spaces	rhoads	8357d 12h	/plasma/trunk/vhdl/reg_bank.vhd
74	pause in	rhoads	8365d 14h	/plasma/trunk/vhdl/reg_bank.vhd
55	Altera	rhoads	8373d 19h	/plasma/trunk/vhdl/reg_bank.vhd
48	Altera	rhoads	8384d 14h	/plasma/trunk/vhdl/reg_bank.vhd
47	Altera	rhoads	8391d 15h	/plasma/trunk/vhdl/reg_bank.vhd
43	Renamed M-lite to Plasma	rhoads	8471d 15h	/plasma/trunk/vhdl/reg_bank.vhd

1 2 Next >

Show All

Browse

Tools

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [reg_bank.vhd] - Rev 397

Filtering Options