OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] [trunk] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 Prevent flushing the pipeline if it is stalling skordal 3278d 21h /potato/trunk
28 Add rudimentary User's manual skordal 3292d 18h /potato/trunk
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.		 skordal 3292d 23h /potato/trunk
24 Remove unused STRINGIFY macros skordal 3295d 16h /potato/trunk
22 Fix the potato_get_badvaddr() macro skordal 3295d 17h /potato/trunk
21 Upgrade the example design to use a 60 MHz system clock skordal 3295d 17h /potato/trunk
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.		 skordal 3295d 17h /potato/trunk
19 SHA256 benchmark: allow compiler to inline at will skordal 3295d 17h /potato/trunk
18 instr_misalign_check: add do_jump to sensitivity list skordal 3297d 17h /potato/trunk
17 Improve detection of unaligned instructions skordal 3302d 00h /potato/trunk
16 Correct grammar in source code comment skordal 3302d 00h /potato/trunk
15 SHA256 benchmark: fix Makefile syntax error skordal 3308d 17h /potato/trunk
14 Improve detection of invalid instructions skordal 3308d 18h /potato/trunk
13 Add SHA256 benchmark code skordal 3308d 22h /potato/trunk
12 Update example design with correct bug-report URL and testbenches skordal 3309d 00h /potato/trunk
11 Correct FIFO file header skordal 3309d 01h /potato/trunk
10 Add missing FIFO module skordal 3313d 19h /potato/trunk
9 Remove dependency on a non-existent target in the Makefile skordal 3313d 19h /potato/trunk
8 Clarify instruction ROM naming in the example design README skordal 3320d 21h /potato/trunk
7 Add test design for the Nexys 4 board from Digilent skordal 3320d 21h /potato/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.