OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp_sgdma/] [arith/] [wide/] [fmul32.vhd] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 wide multiplicator added to avoid optimization jguarin2002 4313d 21h /raytrac/branches/fp_sgdma/arith/wide/fmul32.vhd
219 RayTrac: Non tested and witouh TSE jguarin2002 4332d 14h /fmul32.vhd
196 raytrac+sg_dma+raytrac. Step One, the DPC is transformed. Now there are five instructions (check the design document), theres no full queue sync event, there are only four result queues and only 3 add fp 32 b adders rather than 4. Even it seems like a reduction has taken place, decodification efforts take place when decoding multiplexation from arithmetic blocks towards the resulting queues jguarin2002 4374d 17h /fmul32.vhd
160 Corrections derived from simulation debugging jguarin2002 4448d 12h /fmul32.vhd
158 Changing std_logic_vector types to my custom far more convinients xfloat32\! jguarin2002 4450d 02h /fmul32.vhd
157 For the first time the whole Raytrac RTL code compiled along with its testbench code in ModelSim jguarin2002 4450d 13h /fmul32.vhd
155 Changes applied prior to testbenching using the script tb_compiler.py jguarin2002 4454d 02h /fmul32.vhd
153 last modifications for tb_compiler.py compliance jguarin2002 4456d 18h /fmul32.vhd
152 Test bench oriented modifications jguarin2002 4460d 19h /fmul32.vhd
150 First Beta of RayTrac for a total size of 3874 lcells. Great Result\! jguarin2002 4533d 12h /fmul32.vhd
139 Sync jguarin2002 4644d 03h /fmul32.vhd
137 Syncing with enables and eleminated all the register outputs since none block should carry on a register output jguarin2002 4654d 19h /fmul32.vhd
121 taking out std_logic_arith from sight.... no conversions allowed jguarin2002 4700d 07h /fmul32.vhd
118 fp beta version reached a 17,5% logic cell starting at 450 LEs and finishing in 371 LEs for fadd32 jguarin2002 4706d 18h /fmul32.vhd
96 2 floating points operands multiplication done and optimized jguarin2002 4744d 16h /fmul32.vhd
94 Optimization on the functionality of the mantissa multiplier... the results are much more precise than last revision... jguarin2002 4746d 13h /fmul32.vhd
93 New Fpbranch Directory Distribution jguarin2002 4746d 23h /fmul32.vhd
89 floating point mult ready jguarin2002 4749d 18h /fmul32.vhd
86 For the sake of easyness, mmp is called now mul2 jguarin2002 4751d 20h /fmul32.vhd
82 FPBRANCH releaseeeesvn add fpbranch/get.vhd fpbranch/sm.vhd fpbranch/slr.vhd fpbranch/mmp.vhd svn add fpbranch/get.vhd fpbranch/sm.vhd fpbranch/slr.vhd fpbranch/mmp.vhd svn add fpbranch/get.vhd fpbranch/sm.vhd fpbranch/slr.vhd fpbranch/mmp.vhd jguarin2002 4755d 07h /fmul32.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.