OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac] - Rev 138

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 enabled ena on memblock and dpc, also changed the instruction and result memories to queued schemes jguarin2002 4698d 20h /raytrac
137 Syncing with enables and eleminated all the register outputs since none block should carry on a register output jguarin2002 4704d 20h /raytrac
136 gogogo jguarin2002 4707d 07h /raytrac
135 Correction on conectiveness of Datapath Control... jguarin2002 4711d 08h /raytrac
134 State Machine, for addressing counting, internal writing & reading control and interruption generation jguarin2002 4713d 04h /raytrac
133 Added the instructions queue jguarin2002 4714d 19h /raytrac
132 There was amiss in the cross product datapath decoder jguarin2002 4718d 15h /raytrac
131 Post RTL check on memblock jguarin2002 4718d 21h /raytrac
130 RayTrac Internal Memory Blocks among operands registers and Intermediate Results Fifos jguarin2002 4719d 15h /raytrac
129 Memory Block:

Identified the four circuits: External Write, External Read, Internal Write, Internal Read.
jguarin2002 4725d 04h /raytrac
128 Memblock, for input registers and intermezzo results queues: normfifox26x96 & dpfifo9x64, dpc is done jguarin2002 4732d 07h /raytrac
127 Datapath Control
Done
jguarin2002 4732d 18h /raytrac
126 dpc: Datapath Control Finished..... test it jguarin2002 4736d 13h /raytrac
125 DPC the result is just left jguarin2002 4737d 07h /raytrac
124 lost.... jguarin2002 4741d 07h /raytrac
123 Datapath Control jguarin2002 4745d 07h /raytrac
122 Datapath Control for RaytracFP jguarin2002 4747d 20h /raytrac
121 taking out std_logic_arith from sight.... no conversions allowed jguarin2002 4750d 08h /raytrac
120 Beta 0 Adder LCELLS 373 jguarin2002 4756d 06h /raytrac
119 382 LEs Adder, RTL viewer Check Ok jguarin2002 4756d 13h /raytrac

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.